Preferred Language
Articles
/
jcoeduw-1052
Designand Implementation of New DES64X and DES128X on 32, 64 Bit Operating System Environments
...Show More Authors

In this paper, a description of a design for new DES block cipher, namely DES64X and DES128X. The goals of this design, a part of its security level, are large implementation flexibility on various operating systems as well as high performances. The high level structure is based on the principle of DES and Feistel schema, and proposes the design of an efficient key-schedule algorithm which will output pseudorandomsequences of subkeys. The main goal is to reach the highest possible flexibility, in terms of round numbers, key size, and block size. A comparison of the proposed systems on 32-bit, 64-bit operating system, using 32-bit and 64-bit Java Virtual Machine (JVM), showed that the latter has much better performance than the former.

View Publication Preview PDF
Quick Preview PDF
Publication Date
Wed Dec 27 2017
Journal Name
Al-khwarizmi Engineering Journal
A New Approach for Designing Multi Information Management System Using XML Technology
...Show More Authors

 

XML is being incorporated into the foundation of E-business data applications. This paper addresses the problem of the freeform information that stored in any organization and how XML with using this new approach will make the operation of the search very efficient and time consuming. This paper introduces new solution and methodology that has been developed to capture and manage such unstructured freeform information (multi information) depending on the use of XML schema technologies, neural network idea and object oriented relational database, in order to provide a practical solution for efficiently management multi freeform information system.

    

View Publication Preview PDF
Publication Date
Fri Mar 01 2013
Journal Name
Journal Of Engineering
Design and Implementation of a Generalized N-Digit Binary-To-Decimal Converter on an FPGA Seven-Segment Display Using Verilog Hdl Design and Implementation of a Generalized N-Digit Binary-To-Decimal Converter on an FPGA Seven-Segment Display Using Verilog Hdl
...Show More Authors

It is often needed to have circuits that can display the decimal representation of a binary number and specifically in this paper on a 7-segment display. In this paper a circuit that can display the decimal equivalent of an n-bit binary number is designed and it’s behavior is described using Verilog Hardware Descriptive Language (HDL). This HDL program is then used to configure an FPGA to implement the designed circuit.

Publication Date
Tue Feb 12 2019
Journal Name
Iraqi Journal Of Laser
Design and Implementation Tunable Band Pass Filter based on PCF-Air Micro-cavity FBG Fabry-Perot Resonator
...Show More Authors

A tunable band pass filter based on fiber Bragg grating sensor using an in-fiber Mach-Zender interferometer with dual micro-cavities is presented. The micro-cavity was formed by splicing together a conventional single-mode fiber and a solid core photonic crystal fiber (SCPCF) with simple arc discharge technique. Different parameters such as arc power, length of the SCPCF and the overlap gap between samples were considered to control the fabrication process. The ellipsoidal air-cavity between the two fibers forms Fabry-Perot cavity. The diffraction loss was very low due to short cavity length. Ellipsoidal shape micro-cavities were experimentally achieved parallel to the propagation axis having dimensions of (24.92 – 62.32) μm of width

... Show More
View Publication Preview PDF
Publication Date
Sat Sep 30 2023
Journal Name
Journal Of Accounting And Financial Studies ( Jafs )
Diagnosing the reality of applying the operating requirement according to the international specification for the business continuity management system (ISO 22301:2019) : applied research in the General Tax Authority
...Show More Authors

Abstract

                 The research aims to diagnose the reality of applying the eighth requirement (operation) of the business continuity management system according to the international standard (ISO 22301: 2019), in the General Tax Authority, which is related to planning, implementing and controlling specific processes and procedures to address risks and opportunities, and the research adopted the checklist of the standard ( ISO 22301: 2019), in obtaining information, to measure the extent of application and documentation, the percentages and the weighted arithmetic mean were relied upon, and the research reached a set of result

... Show More
View Publication Preview PDF
Publication Date
Sun Dec 31 2000
Journal Name
Iraqi Journal Of Chemical And Petroleum Engineering
Preparation of Zeolite 4A and Studying the Operating Conditions of the Agglomeration in the Inclined Rotary Disk
...Show More Authors

View Publication Preview PDF
Publication Date
Wed Sep 10 2014
Journal Name
International Journal Of Computer Applications
Design and Implementation of Appliance Controller using Traditional or Smart Phone
...Show More Authors

Mobile phones are widely used nowadays, for different application such as wireless control and monitoring due to its availability and ease of use. The implemented system is based on "global system mobile (GSM)" network by using "short message service (SMS)". The design mainly contains a GSM modem and interfacing unit circuit with microcontrollers. This system could control up to eight different electrical devices such as light, Air conditioner, washing machine and many more applications which needed in daily life in different area (House, Office, or factory, etc.). The control is done by sending a specific SMS messages from traditional or smart phone. The controlling devices are restricted to a pre-defined phone number and are set in the so

... Show More
View Publication
Publication Date
Sat Dec 17 2022
Journal Name
Journal Of Al-ma'moon College
Simulation and Implementation of SNR Measurement processor for Adaptive Communication Systems
...Show More Authors

Preview PDF
Publication Date
Fri Jul 21 2023
Journal Name
Journal Of Engineering
Design and Implementation of a Multiplier free FPGA based OFDM Transmitter
...Show More Authors

Orthogonal Frequency Division Multiplexing (OFDM) is an efficient multi-carrier technique.The core operation in the OFDM systems is the FFT/IFFT unit that requires a large amount of hardware resources and processing delay. The developments in implementation techniques likes Field Programmable Gate Array (FPGA) technologies have made OFDM a feasible option. The goal of this paper is to design and implement an OFDM transmitter based on Altera FPGA using Quartus software. The proposed transmitter is carried out to simplify the Fourier transform calculation by using decoder instead of multipliers. After programming ALTERA DE2 FPGA kit with implemented project, several practical tests have been done starting from monitoring all the results of

... Show More
View Publication Preview PDF
Crossref
Publication Date
Sat Apr 01 2023
Journal Name
Bulletin Of Electrical Engineering And Informatics
Implementation and performance evaluation of multi level pseudo random sequence generator
...Show More Authors

In this paper, introduce a proposed multi-level pseudo-random sequence generator (MLPN). Characterized by its flexibility in changing generated pseudo noise (PN) sequence according to a key between transmitter and receiver. Also, introduce derive of the mathematical model for the MLPN generator. This method is called multi-level because it uses more than PN sequence arranged as levels to generation the pseudo-random sequence. This work introduces a graphical method describe the data processing through MLPN generation. This MLPN sequence can be changed according to changing the key between transmitter and receiver. The MLPN provides different pseudo-random sequence lengths. This work provides the ability to implement MLPN practically

... Show More
View Publication
Scopus Crossref
Publication Date
Wed Jan 15 2020
Journal Name
Iraqi Journal Of Laser
Electronically Implementation and Detection of Pulse Laser from Continuous Laser Diode
...Show More Authors

This research aims to design a high-speed laser diode driver and photodetector, the result is the
design of the high-speed laser diode driver with a short pulse of 10 ns at 30 KHz frequency and the
delivered maximum pulse voltage is 5.5 mV. Also, its optical output power of the laser diode driver is
about 2.529 mW for the centroied wavelength 1546.7 nm with FWHM of 286 pm and (1270-1610) nm.
The design of the circuit based on bipolar transistor where the input pulse signal is simply generated by
an arduino kit with 15 kHz frequency and then compensated to trigger to small signal amplifier which
was is simply NPN C3355 transistor and the output is a current driver to the laser diode. OptiSystem
software and Electronic

... Show More
View Publication Preview PDF